IAP9 Regid PCT/PTO 22 DEC 2005

S/N Unknown

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

 Applicant:
 Xavier Vera et al.
 Examiner:
 Unknown

 Serial No.:
 Unknown
 Group Art Unit:
 Unknown

 Flied:
 Unknown
 Docket:
 P22414

Title: CLUSTERED VARIATIONS-AWARE ARCHITECTURE

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. seq., the referenced materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Respectfully submitted,

XAVIER VERA ET AL. By his Representatives, Caven & Aghevli LLC

Date 12122105

Ramin Aghevli

Rcg. No. 43,462 (720) 840-6740

IAPO Rec'd PCT/PTO 22 DEC 2009

| | | | Under the Peperwork Reduction Aut of 1995, no persons are | US Palent & Traderion Office; U.S. DEPARTMENT OF COMMERC required to respond to a collection of information unless it contains a valid OMS control number |
|--------------------------|-------------------------------|------------------------------------|---|--|
| ute for form 1449APTO | | | | |
| RMATION DIS | CLOS | URE | | Complete If Known |
| STATEMENT BY APPLICANT | | | Application Number | Unknown |
| | | | Filing Date | December 22, 2005 |
| | | | First Named Inventor | Vera, Xavier |
| | | | Art Unit | Unknown |
| | | | Examiner Name | Unknown |
| (Use as many sheets as n | ocessary) | | | |
| 1 | of | 2 | Attorney Docket No: F | 222414 |
| | PRMATION DISC TEMENT BY AF | ORMATION DISCLOS TEMENT BY APPLIC, | RMATION DISCLOSURE TEMENT BY APPLICANT | INTERPRETATION DISCLOSURE TEMENT BY APPLICANT Application Number Filing Date First Named Inventor Art Unit Examiner Name Attorney Docket No. F |

| i | | | US PAT | ENT DOCUMENTS | |
|----------|------|--------------|-------------|---|----------------|
| Examiner | Cite | USP Document | Publication | Name of Patentee or Applicant of cited Document | Filing Date |
| initial* | No | Number | Date | | if Appropriate |

| | FORE | IGN PATENT [| OCUMENTS | |
|-----------------------|---------------------|------------------|--|----|
| Examiner initials* | Foreign Document No | Publication Date | Name of Patentee or Applicant of cited Document | T² |
| | | | | |
| | OTHER DOCUMENTS | NON DATEN | T LITEDATURE DOCUMENTS | |

| Examiner initials* | Cite No 1 | R DOCUMENTS NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPTAL LETTERS), tills of the article (when appropriate), tills of the item (book, magazine, journal, sertal, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. | T |
|-----------------------|--------------|--|---|
| /D.B./ | | BORKAR, SHEKHAR, et al., "Parameter Variations and Impact on Circuits and Microarchitecture", DAC 2003, Copyright 2003 ACM 1-58113-688-9/06/0006,(June 2-6, 2003), 338-342 | |
| /D.B./ | | BROOKS, DAVID et al., "Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance", <u>Fifth International Symposium on High-Performance Computer Architecture (HPCA-5)</u> , (January 1999), 10 pages | |
| /D.B./ | | ERNST, DAN, et al., "Razor: A Low-Power Pipline Based on Circuit-Level Timing Speculation", <u>Proceedings of the 36th International Symposium on Microarchitecture (MICRO-36'03)</u> , (2003), 12 pages | |
| /D.B./ | | IYER, ANOOP, et al., "Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors", International Conference on Computer Architecture Proceedings of the 29th annual international symposium on Computer architecture, (2002), 158-168 | |
| /D.B./ | | MAGKLIS, GRIGORIOS, et al., "A FREQUENCY AND VOLTAGE SCALING ARCHITECTURE", Intel Ref #. P20449; Application Filed: November 29, 2004; Serial #: 10/999,786, 19 pgs. | |
| /D.B./ | | MAGKLIS, GRIGORIOS, et al., "Frontend Frequency-Voltage Adaptation for Optimal Energy-Delay", 22nd IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICCD 2004), San Jose, CA, USA Proceedings, IEEE Computer Society 2004, (October 11-13, 2004), 250-255 | |

/Dennis Butler/ 10/29/2008 EXAMINER

10/562189 IAP9 Rec'd PCT/PTO 22 DEC 2009

| _ | | | | Under the Paperwork Reduction Act of 1995, no persons are | Approved for use through 7/31/2006, 0848 0851 (20) US Please a Tracement Office, U.S. DEPARTMENT OF COMMENT required to respond to a collection of intermetion unfees it contains a velid (UMB control number | |
|------------------------|------------------------|---------------|-----|---|---|--|
| Substit | ute for form 1449A/PTC |) | | | | |
| INFORMATION DISCLOSURE | | | URE | Complete if Known | | |
| STA | STATEMENT BY APPLICANT | | | Application Number | Unknown | |
| | | | | Filing Date | December 22, 2005 | |
| | | | | First Named Inventor | Vera, Xavier | |
| | | | | Art Unit | Unknown | |
| | | | | Examiner Name | Unknown | |
| | (Use as many sheets a | is necessary) | | | | |
| Sheet | 2 | of | 2 | Attorney Docket No: P22414 | | |

| | OTHE | R DOCUMENTS NON PATENT LITERATURE DOCUMENTS | | | |
|---------------------------------|------|---|--|--|--|
| Examiner Cite Initials* No 1 | | include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the its (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, citly and/or country where published. | | | |
| /D.B./ | | RESTLE, PHILLIP J., et al., "Timing Uncertainty Measurements on the Power5 Microprocessor", 2004 IEEE International Solid-State Circuits Conference, ISSCC 2004/ Session 19/ Clock Generation and Distribution/19.7, (2004),8 pages | | | |
| /D.B./ | | SEMERARO, GREG, et al., "Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling", Proceedings of the 8th International Symposium on High-Performance Computer Architecture, (2002), 12 pages | | | |
| /D.B./ | | UNSAL, OSMAN, et al., "SYSTEM AND METHOD FOR EXPLOITING TIMING VARIABILITY", Intel Ref #.P21398; Application Filed: June 20, 2005, Serial #: 11/157.320 31 pgs. | | | |

/Dennis Butler/ 10/29/2008 EXAMINER DATE CONSIDERED